NAME OF DEPTT./CENTRE: Electronics and Communication Engineering

1. Course Code:	ECN-561	Course Title:	COMPACT MODELING OF SEMICONE DEVICES		CONDUCTOR
2. Contact Hours:	L: 3	T: 1	P: 0		
3. Exam. Duration(Hrs)	Theory: 3	Practical: 0			
4. Relative Weight:	CWS: 20-35	PRS: 0	MTE: 20-30	ETE: 40-50	PRE: 0
5. Credits: 4	6. Semester: Spring	7. Subject Area: PEC			

5. Pre Requisite: Fundamentals of semiconductor device physics

9. Objective: To introduce students to the field of compact modeling and familiarize them with the tools and methods used in industry-standard compact model development

10. Details of Course:

S.No.	Contents	Contact Hours
1	Introduction: Introduction to modeling, key differences between different types of models, specific requirements for compact models, use and importance of compact models, familiarization with existing industry-standard compact models and their history	2
2	Modeling fundamentals: Mathematics required for compact modeling, maximum and minimum functions, various types of smoothing functions, continuity and differentiability, convergence criteria, numerical blow-ups, clamping functions, stitching functions, function choice, electrical equivalent circuits, handling differential equations, transient simulations, modeling methodology: semi-empirical, empirical, physical and look-up-table models	5
3	Simulation and Coding: SPICE simulation basics, simulators, coding syntax and practices, Verilog-A details, Verilog-A syntax, Verilog-A coding practices	3
4	Two and three terminal devices: MOSCAP and resistor compact models, relaxation time, terminal current and charges, frequency dependence	4
5	MOSFETs: Compact modeling of MOSFET electrostatics and transport, concept of core model, building a core model, add-on effects, short-channel effects, MOSFET charges, terminal currents and charges, parasitics, frequency dependence, MOSFET model types: surface potential based models, charge based models	6
6	Advanced modeling concepts: binning, binning equations, instance parameters vs model parameters, macro definitions, backward-compatibility and incompatibility, speed/performance, accuracy, noise modeling, self-heating model, non-quasi-static model, quantum effects, band-structure effects, parasitics, ballistic transport, quasi-ballistic transport	8
7	Case study and advanced device effects: Study of industry-standard compact models: BSIMBULK, BSIM-CMG, BSIM-IMG, ASM-HEMT. Introduction to current devices (FinFETs, GAAFETs, FD-SOI, HEMTs) through case study. Discussion on problems encountered in modeling these devices along with solutions adopted at present, scope for improvement	8
8	Magnetic devices: Compact modeling of STT-MRAM, concepts, key criteria for MTJ compact model, tunnel resistance model, switching model, performance criteria, key problems, scope for improvement	3
9	Ferroelectric devices: Compact modeling of ferroelectric materials and devices, NCFETs, L-K equation, domain picture, multi-domain modeling, switching model, MFMIS models vs MFIS models, current scenario, scope for improvement	3
	Total	42

S.No.	Name of Authors/Books/Publishers	Year of Publication/Reprint
1	Y. Tsividis and C. McAndrew,"Operation and Modeling of the MOS Transistor",Oxford Univ. Press	2010
2	C. Hu,"Modern Semiconductor Devices for Integrated Circuits",Pearson	2009
3	Y. S. Chauhan et.al.,"FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG standard",Academic Press	2015
4	C. Hu,"Industry Standard FDSOI Compact Model BSIM-IMG for IC Design",Woodhead publishing	2019
5	G. Gildenblat, "Compact Modeling: Principles, Techniques and Applications", Springer	2010
6	W. Liu and C. Hu,"Bsim4 and Mosfet Modeling For Ic Simulation",World Scientific Publishing Co.	2011
7	W. Liu,"MOSFET Models for SPICE Simulation: Including BSIM3v3 and BSIM4",Wiley-IEEE Press	2001

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN-571	Course Title: SH	EMICONDU	CTOR DEVIC	CE MODELING
2. Contact Hours:	L: 3	T: 1	P: 0	
3. Examination Duration (Hrs.):	Theory	0 3 Prac	tical 00	
4. Relative Weight: CWS 20-	35 PRS 00 M	TE 20-35 E	TE 40-50	PRE 00
5. Credits: 0 3 6. So	emester ✓ Autum	n Spring	Both	

7. Pre-requisite: EC –142 and UG – Engineering Mathematics

- 8. Subject Area: PEC and DEC
- 9. Objective: The course will provide adequate understanding of semiconductor device modeling aspects, useful for designing devices in electronic, and optoelectronic applications
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Introduction to Numerical Modeling : Fundamental semiconductor equations, Finite difference scheme, Error analysis, Solution of a system of Linear Equations, Direct Method: LU- decomposition, Tri-diagonal system, Relaxation Method, Numerical solution of Non-Linear Equations: Newton- Raphson method, Finite difference discretization example: Current continuity and energy relations, Introduction to circuit simulations	12
2.	Modeling of LASER diode: Rate equations, Numerical schemes: Small signal	
	modeling, and Large signal modeling, Equivalent circuits	7
3.	MESFET Modeling : Bridging between time and frequency domains: Harmonic Balance Method, MESFET small signal and large signal equivalent circuit, numerical device simulation and parameter extraction	9
	Quantum Physics Aspects of Device Modeling: Effective mass Schrödinger	
4.	equation, Matrix representation, Dirac notation, WKB Approximation, Time	
	dependent and independent perturbation theories, Fermi's golden rule, semi-	8
	classical transport in semiconductors: Boltzmann transport equation, numerical	
	scheme, Introduction to Monte Carlo simulations	

5.	Introduction to Quantum Effect Device Modeling : Double barrier resonant tunneling diode, Device modeling through transfer matrix approach, Numerical estimation of diode current density, coupled Poisson-Schrödinger scheme for electron transmission simulations	6
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publicatio
	Selberherr, S., Analysis and Simulation of Semiconductor Devices,	1984
1.	Springer-Verlag	
2.	Arora, N., MOSFET Models for VLSI Circuit Simulation, Springer-Verlag	1993
3.	C.M. Snowden, and, E. Snowden, Introduction to Semiconductor Device	1998
	Modeling, World-Scientific	
4.	W.J. McCalla, Fundamentals of Computer-Aided Circuit Simulation,	1987
	Kluwer Academic	
5.	Leonard I. Schiff, Quantum Mechanics, Third Edn., Tata Mc-Graw-Hill	2010
5.	Research papers in specific area	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN-	Course	SICS					
2. Contact Hours:		L: 3	3 T: 1		P: 0		
3. Examination Duration	on (Hrs.): T	heory 03	Practical	00			
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semest	ter √ Autu	, ımn Spriı	ng	Both		

- 7. Pre-requisite: EC 142
- 8. Subject Area: **PEC and DEC**
- 9. Objective: The course will provide detail understanding of Metal-Oxide-Semiconductor (MOS) Capacitor and allied field effect devices, required for designing VLSI & ULSI CMOS circuits
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
	MOS Capacitor: Energy band diagram of Metal-Oxide-Semiconductor	
	contacts, Mode of Operations: Accumulation, Depletion, Midgap, and Inversion,	
1.	1D Electrostatics of MOS, Depletion Approximation, Accurate Solution of	10
	Poisson's Equation, CV characteristics of MOS, LFCV and HFCV, Non-	
	idealities in MOS, oxide fixed charges, interfacial charges, Midgap gate	
	Electrode, Poly-Silicon contact, Electrostatics of non-uniform substrate doping,	
	ultrathin gate-oxide and inversion layer quantization, quantum capacitance,	
	MOS parameter extraction	
	Physics of MOSFET: Drift-Diffusion Approach for IV, Gradual Channel	
2.	Approximation, Sub-threshold current and slope, Body effect, Pao & Sah	
	Model, Detail 2D effects in MOSFET, High field and doping dependent mobility	15
	models, High field effects and MOSFET reliability issues (SILC, TDDB, &	
	NBTI), Leakage mechanisms in thin gate oxide, High-K-Metal Gate MOSFET	
	devices and technology issues, Intrinsic MOSFET capacitances and resistances,	
	Meyer model	

3.	SOI MOSFET : FDSOI and PDSOI, 1D Electrostatics of FDSOI MOS, V_T	
	definitions, Back gate coupling and body effect parameter, IV characteristics	7
	of FDSOI-FET, FDSOI-sub-threshold slope, Floating body effect, single	
	transistor latch, ZRAM device, Bulk and SOI FET: discussions referring to the	
	ITRS	
	Nanoscale Transistors: Diffusive, Quasi Ballistic & Ballistic Transports,	
	Ballistic planer and nanowire-FET modeling: semi-classical and quantum	6
4.	treatments	
5.	Advanced MOSFETs : Strain Engineered Channel materials, Mobility in	
	strained materials, Electrostatics of double gate, and Fin-FET devices	4
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publicatio
1.	S.M. Sze & Kwok K. Ng, Physics of Semiconductor Devices, Wiley	2007
	Yuan Taur & Tak H. Ning, Fundamentals of Modern VLSI Devices,	
2.	Cambridge	1998
	Mark Lundstrom & Jing Guo, Nanoscale Transistors: Device Physics,	
3.	Modeling & Simulation, Springer	2005
4.	Yannis Tsividis, Operation and Modeling of the MOS Transistor, Oxford	2^{nd} Edn.
	University Press	
5.	J.P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, Springer	1997
6.	Research papers in specific area	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN	-573	Course Title: Digital VLSI Circuit Design						
2. Contact Hours:		L: 3	3 T: 1		P: 0			
3. Examination Durati	on (Hrs.):	Theory 03	Practical	00				
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00	
5. Credits: 04	6. Seme	ster ✓ Autu	, ımn Spri	ng	Both			

7. Pre-requisite: EC – 142, EC -104, EC - 201

8. Subject Area: PCC and DEC

9. Objective: To acquaint the students with the fundamental concepts of digital VLSI circuit design

10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Review of MOSFET operation and CMOS process flow: MOS Threshold	6
	voltage, MOSFET I-V characteristics: Long and short channel, MOSFET	
	capacitances, lumped and distributed RC model for interconnects, transmission	
	lines, CMOS process flow, Layout and design rules.	
2.	CMOS inverter: Static characteristics, power consumption,	6
	dynamic	
3.	Combinational logic: Transistor sizing in static CMOS logic gates,	6
	static CMOS logic gate sizing considering method of logical effort, dynamic	
	logic, pass-transistor logic, common mode and other cross-coupled logic	
4.	Sequential logic: Static latches and flip-flops (FFs), dynamic latches and FFs,	8
	sense-amplifier based FFs, NORA-CMOS, Schmitt trigger, monostable and	
	astable circuits.	
5.	Memories and array structures: MOS-ROM, SRAM cell,	6
	memory	
6.	Course Project: SPICE based project on a digital VLSI sub-system design	2
6.	Timing issues: Timing fundamentals, clock distribution, jitter, self-timed	8
	circuit design, synchronizers and arbiters, basic building blocks of PLLs, clock	
	synthesis and synchronization using PLLs.	
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated	2003
	Circuits: A Design Perspective," Prentics Hall	
2.	Sung-Mo Kang, Yusuf Liblebici, "CMOS Digital Integrated Circuits," Tata	2003
	Mc Graw Hill	
3.	R. Jacob Baker, "CMOS Mixed-Signal Circuit Design," Wiley India Pvt.	2009
	Ltd.	
4.	Ivan Sutherland, R. Sproull and D. Harris, "Logical Effort: Designing Fast	1999
	CMOS Circuits", Morgan Kaufmann	
	-	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN-574 Course Title: Semiconductor Materials, Devices & Characterization **T:** 1 **P:** 0 2. Contact Hours: L: 3 Theory 03 **Practical** 00 3. Examination Duration (Hrs.): ETE 40-50 4. Relative Weight: PRS 00 MTE 20-35 **CWS 20-35 PRE 00** 5. Credits: 04 6. Semester 1 Both Autumn Spring

7. Pre-requisite: EC – 142, and UG – Engineering Mathematics

8. Subject Area: PCC and DEC

9. Objective: To provide a thorough knowledge of semiconductor materials, devices and their characterization

10. Details of the Course:

Sl. No	Contents	Contact Hours
1.	Semiconductor properties: Crystal structure, intrinsic and doped crystals, excess carriers and current transport.	4
2.	Band structure of semiconductors : Band structure, carrier energy and Fermi distributions for free carriers, donor and acceptor impurities, determination of band gap, impurity ionization, and critical temperatures for intrinsic ionization and onset of impurity deionization.	6
3.	Inhomogeneous impurity distribution : Impurity diffusion processes and profile derivations, built-in electric field and carrier profiles.	4
4.	Junction diode : p-n junction, tunnel diode, quasi Fermi levels, depletion width capacitance and its application in doping profile determination, I-V characteristics of narrow and wide base diodes and their equivalent circuits, breakdown mechanisms, small signal ac impedance.	6
5.	Bipolar transistor fundamentals : Formation of transistor, current gains, dc and low frequency characteristics, base resistance and power gain, drift and graded base transistors.	6
6.	Surface field effect transistors : Surface states, measurement of surface charge, Q-V/I-V characteristics and equivalent circuit models of MOS capacitor and MOSFET.	6
7.	Metal-semiconductor junctions : Rectifying and ohmic contacts, role of surface states, application in energy level characterization; Comparison of p-n junction and Schottky diodes.	6
8	Pressure effects : Dependence of energy bandgap on pressure, evaluation of energy pressure coefficients, direct-indirect conversion and identification of defect levels.	4
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated	2003
	Circuits: A Design Perspective," Prentics Hall	
2.	Sung-Mo Kang, Yusuf Liblebici, "CMOS Digital Integrated Circuits," Tata	2003
	Mc Graw Hill	
3.	R. Jacob Baker, "CMOS Mixed-Signal Circuit Design," Wiley India Pvt.	2009
	Ltd.	
4.	Ivan Sutherland, R. Sproull and D. Harris, "Logical Effort: Designing Fast	1999
	CMOS Circuits", Morgan Kaufmann	
	-	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN–575				Cou	rse Ti	tle: Mi	croe	lectron	ics La	lb -1	
 Contact Hot Examination 	urs : 1 Duration (1	Hrs.):		L: Theory	0 7 0	Т	: 0		P: 3 Pra	ctical	03
4. Relative W	eight:	CWS	00	PRS	100	MTE	00	ETE	00	PRE	00
5. Credits:	2		6. S	emester:	Aut	umn		7.	Subjec	et Area:	PCC

8. Pre-requisite: EC - 142

9. Objective: To provide knowledge of characterization of devices and fabrication techniques.

10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
	Study of Hall effect in semiconductors. (1) Four probe method for resistivity and bandgap measurement of semiconductors. (1) Study of Magneto resistance in semiconductors. (1) I-V characteristics of devices with variation in temperature.(1) C-V characteristics of p-n junction and MOS capacitor.(1) Device characteristics of LED, lasers and solar cells. (3) Study of working of diffusion furnace. (1) Fabrication and characterization of Schottky diodes. (1) Deposition of thin films using physical vapor deposition (vacuum evaporator) and spin coating techniques. (1) MOSFET process/device simulation and parameter extraction. (1)	14x3
	Total	42

Sl. No.	Name of Authors / Books / Publishers	Year of
		Publication/Reprint
1.	Lindmayer, J. and Wrigley, C. Y., "Fundamentals of	2004
	Semiconductor Devices", D.Van Nostrand Co.	
2.	Streetman, B.G. and Banerjee, S., "Solid State	2008
	Electronic Devices", 6 th Ed., Prentice Hall of India.	
3.	Tyagi, M.S., "Introduction to Semiconductor Materials	1991
	and Devices", John Wiley & Sons.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN–576				Cour	se Tit	le: Sim	nulatio	n La	borato	ory - 1				
 Contact Hou Examination 	urs: Duration (1	Hrs.):		L: Theory	0 0	T:	0]	P: 3 Prac	tical	03			
4. Relative W	eight:	CWS	00	PRS	100	MTE	00	ETE	00	PRE	00			
5. Credits:	2		6. Se	mester:	Aut	umn		7. 5	Subject	Area:	PCC			

8. Pre-requisite: EC - 142, EC - 104, EC - 201

9. Objective: To provide hands-on experience on the behavioral and structural modeling in a Hardware Description Language (HDL), SPICE circuit simulation and layout.

10. Details of the Course:

SI.	Contents	Contact
No.		Hours
1	HDL based(1) Behaviour and structural modeling of a VLSI sub-system in a HDL.(2) Implementation and analysis of the sub-system of (1) in IC Compiler.	
2	 SPICE and Layout (1) Layout of an optimally sized CMOS combinational circuit driving a large load. (2) Extraction and SPICE simulation of the layout in (1) 	14 x 4
	Total	56

Sl.	Name of Books/ Authors	Year of
No		Publication
1.	Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic,	2003
	"Digital Integrated	
2.	R. Jacob Baker, H. W. Li, D. E. Boyce, "CMOS, Circuit	1997
	Design, Layout,	
3.	Bhasker, J., "A VHDL Primer," Pearson India.	2005

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN-	577	Course Ti	itle: VLSI 7	Fechno	logy		
2. Contact Hours:		L: 3	T: 1		P: 0		
3. Examination Duration	n (Hrs.): Theo	ry 03 l	Practical	00			
4. Relative Weight:	CWS 20-35 PR	RS 00 M	TE 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semester	Autum	√ n Sprin	ıg	Both		

- 7. Pre-requisite: EC 142
- 8. Subject Area: PCC and DEC
- 9. Objective: To provide knowledge of various processes and techniques for VLSI fabrication technologies.
- 10. Details of the Course:

Sl.	Contents	Contact
1.	Introduction to VLSI technology: Device scaling and Moore's law, basic device fabrication methods, alloy junction and planar process.	4
2.	Crystal growth: Czochralski and Bridgman techniques, Characterization methods and wafer specifications, defects in Si and GaAs.	4
3.	Oxidation: Surface passivation using oxidation. Deal-Grove model, oxide characterization, types of oxidation and their kinematics, thin oxide growth models, stacking faults, oxidation systems.	4
4.	Diffusion and ion-implantation: Solutions of diffusion equation, diffusion systems, ion implantation technology, ion implant distributions, implantation damage and annealing, transient enhanced diffusion and rapid thermal processing.	6
5.	Epitaxy and thin film deposition: Thermodynamics of vapor phase growth, MOCVD, MBE, CVD, reaction rate and mass transport limited depositions, APCVD/LPVD, equipments and applications of CVD, PECVD, and PVD.	5
6	Etching: Wet etching, selectivity, isotropy and etch bias, common wet etchants, orientation dependent etching effects; Introduction to plasma technology, plasma etch mechanisms, selectivity and profile control plasma etch chemistries for various films, plasma etch systems.	4
7	Lithography: Optical lithography contact/proximity and projection printing, resolution and depth of focus, resist processing methods and resolution enhancement, advanced lithography techniques for nanoscale pattering, immersion, EUV, electron, X-ray lithography.	5
	Total	32

Sl.	Name of Books/ Authors	Year of
No.		Publicatio
1.	Plummer, J.D., Deal, M.D. and Griffin, P.B., "Silicon VLSI Technology: Fundamentals, Practice and Modeling", 3rd Ed., Prentice-Hall.	2000
2.	Sze, S.M., "VLSI Technology", 4th Ed., Tata McGraw-Hill.	1999
3.	Chang, C.Y. and Sze, S.M., "ULSI Technology", McGraw-Hill.	1996
4.	Gandhi, S. K., "VLSI Fabrication Principles: Silicon and Gallium Arsenide", John Wiley and Sons.	2003
5	Campbell, S.A., "The Science and Engineering of Microelectronic Fabrication", 4th Ed., Oxford University Press.	1996

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN	- 578 0	Course Title: C	igital Sy	stem Design	1
 Contact Hours: Examination Duration 	(Hrs.): The	L: 3 ory 03 Prac	T: 0 ctical (P: 0	
4. Relative Weight: (CWS 20-35 P	RS 00 MTE	20-35 I	ETE 40-50	PRE 00
5. Credits: 0 3	6. Semester	√ Autumn	Spring	Both	

7. Pre-requisite: Digital Logic Design or Equivalent

8. Subject Area: PCC

9. Objective: To acquaint with the hardware description languages such as VHDL/Verilog for understanding the principles for designing digital and embedded systems.

10. Details of the Course:

SI.No.	Contents	Contact Hours
1.	Introduction to Digital and Embedded systems design: Digital Design Using ROMs, PLAs and PLAs, BCD Adder, 32 - bit adder, A shift and add multiplier, Array multiplier, and Binary divider. Introduction to Embedded system, Design cycle in the development phase for an embedded system, Use_ of target system or its emulator nd In-circuit emulator, Use of software tools for development of an ES.	4
2.	Hardware Description Languages (HDL): Digital system Design Process, Hardware Description Languages, Hardware Simulation, Hardware Synthesis, Levels of Abstraction, Characterizing Hardware Languages, Objects and Classes, Signal Assignments, Concurrent and Sequential Assignments.	6
3.	 Design Organization and Parameterization: Definition and usage of Subprograms, Packaging Parts and Utilities, Design Parameterization, Design Configuration, Design Libraries. Type Declarations and Usage, Operators, Subprogram Parameter Types and Overloading, Other Types and Types Related Issues, Predefined Attributes, User Defined Attributes. Dataflow Description: Multiplexing and Data Selection, State Machine Description, Three State Bussing. Behavioral Description of Hardware: Process Statement, Assertion Statement, Sequential Wait Statements, Formatted ASCII I/O Operations, IC Design Flow. Practical Designs 	8

4.	EPGA Architecture: Designing and Implementation of Finite State Machines for FPGA; Synthesis Techniques nd Timinig Analysis; Placement and Routing; Embedded Hardware and Software Design with FPGA.	8
5.	DSP Processor Architecture: Architecture; Functional Units; Fetch and Execute Packets; Pipelining; Registers; Linear and circular Addressing Modes; Instruction Set Assembler Directives for TMS320C6x or ADSP21xx; Linear Assembly; ASM statement within C; C-Callable Assembly Function; Timers; interrupts; Multichannel Buffered Serial Ports; Direct Memory Access; Memory Considerations; Fixed and Floating Point Format Code Improvement ; Constraints Programming Examples Using : C, Assembly, and Linear Assembly.	8
6.	ARM Architecture and Organization: ARM Assembly Programming; THUMB Assembly Programming; ARM- THUMB Interworking; Assembly and C Mixed Programming; Exception Handling; ARM Tool chain (Assemblers, Compilers, Linkers & Debuggers); Firmware Programming; Cache & MMU; Peripheral Programming; ARM Cortex family of Processors and architecture; Operating modes, Registers and Memory Map of Cortex-M3; Embedded OS; Porting of Embedded OS on ARM.	8

SI.No.	Name of Books/Authors	Year of Publication
1.	Embedded System Design: Embedded System Foundations of Cyber- Physical Systems by Peter Marwedel, Springer	2010
2.	Embedded System Design: A Unified Hardware/Software introduction by Frank Vahid, Tony Givargis, John Wiley & Sons, Inc.	2001
3.	Fundamental of Logic Design - Charles H. Roth, and Larry L. Kinney, Brooks/Cole Inc.	2014
4.	Digital Logic and Microprocessor Design with VHDL, Enoch O. Hwang, Publisher- Thomson/Nelson	2006
5.	Digital Design and Computer Architecture, David Money Harris and Sarah L. Harris, Elsevier.	2012
6.	VHDL for Programming Logic, Kevin Skahill, Person Education	2004
7.	ARM System-on-Chip Architecture, Furber, S., 2nd ed. Pearson	2000
	Education.	
8.	DSP Applications Using C and the TMS320C6x DSK, Rulph Chassaing, John Wiley & Sons, Inc.	2002

Electronics and Communication NAME OF DEPT. /CENTRE: Engineering 1. Subject Code: **EC – 579** Course Title: Foundations of Semiconductor device physics 2. Contact Hours: L: 3 T: 1 P: 0 0 3 0 0 Theory **Practical** 3. Examination Duration (Hrs.): 35 50 15 PRS 00 MTE 00 4. Relative Weight: CWS ETE PRE 5. Credits: 0 4 6. Semester Autumn Spring Both

7. Pre-requisite: None

8. Subject Area: PCC and DEC

9. Objective: To instigate fundamental concepts of solid state physics and basic semiconductor devices.

10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Basic Semiconductor properties: Brief history of semiconductor revolution;	3
	types of semiconductor; crystal structure analysis - unit cell, Bravais Lattice,	
	Miller Indices.	
2.	Review of quantum mechanics and energy-band theory: Quantum concepts;	8
	basic formalism – particle in a 1-D box, finite potential well; Bloch Theorem;	
	One dimensional analyses of semiconductors - K-P model, Brillouin zone;	
	extrapolation of these concepts to three dimensions.	
3.	Equilibrium carrier statistics and R-G processes: Density of states in 1D, 2D	7
	and 3D systems; Fermi-Dirac distribution, FD integral; Maxwell-Boltzmann	
	approximation; equilibrium carrier concentration. Mass-action law; calculation	
	of fermi level in intrinsic, extrinsic and freeze-out conditions; Degenerate	
	semiconductors; recombination-generation (R-G) statistics; surface R-G	
	processes;	
4.	Carrier transport: carrier drift – mobility, narrow dimension effects, scattering	7
	phenomenon velocity saturation; diffusion current; Einstein relationship; Quasi-	
	fermi levels, continuity equation; tunneling mechanisms. resistivity, Hall effect	
5.	Theory of P-N junction and metal-semiconductor junctions: electrostatics –	7
	built in potential, depletion approximation, Poisson's equation; forward and	
	reverse bias; ideal diode I-V characteristics; breakdown mechanisms; high	
	injection effects; transient and A-C conditions;	

	Metal-semiconductor junctions - Schottky, ohmic and rectifying contacts;	
	semiconductor heterojunctions, Quantum well structures.	
6.	MOS capacitor: Ideal Si/SiO2 MOS capacitor – solution of Poisson's equation,	
	depletion approximation, HFCV, LFCV, deep depletion; non-ideal MOS	10
	capacitor - work-function difference, oxide and interface charges, polysilicon	
	depletion effect, quantum effects, tunneling through the insulator.	
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Robert F. Pierret, "Advanced Semiconductor Fundamentals," Pearson Prentice Hall.	2002
2.	Robert F. Pierret, "Semiconductor Device Fundamentals," Pearson.	2006
3.	Ben G. Streetman and Sanjay K. Banerjee, "Solid State Electronic Devices,"	2015
	Pearson Education India Pvt. Ltd.	
4.	Donald A. Neamen, "Semiconductor Physics and Devices", McGraw Hill	2002
	Higher Education	
5	S. M. Sze and Kwok K. Ng, "Physics of Semiconductor Devices," Wiley	2008
6	Mark Lundstrom, "Fundamentals of Carrier Transport," Cambridge	2009
	University Press	
7	K. Seeger, "Semiconductor Physics," Springer	2004

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code:	ECN-581	Course	Title: Analog	, VLSI	Circuit	Design	
2. Contact Hours:		L: 3	T: 1		P: 0		
3. Examination D	uration (Hrs.):	Theory 03	Practical	00			
4. Relative Weigh	t: CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 0	4 6. Seme	ester ✓ Autu	mn Sprir	ıg	Both		

- 7. Pre-requisite: EC142 and EC-201
- 8. Subject Area: PEC and DEC
- 9. Objective: To acquaint the students with basic CMOS analog building blocks and sub-system design.
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Introduction : Motivation for analog VLSI and mixed signal circuits in CMOS	1
2.	CMOS device fundamentals : Basic MOS models, device capacitances, parasitic resistances, substrate models, transconductance, output resistance, f_T , frequency dependence of device parameters.	3
3.	Single stage amplifiers: Common source amplifier, source degeneration,	5
4.	Differential Amplifiers : Basic differential pair, common mode response, differential pair with MOS loads, Gilbert Cell, device mismatch effects, input offset voltage.	4
5.	Current Mirrors, Current and Voltage Reference : Basic current mirrors, cascode current mirrors, active current mirrors, low current biasing, supply insensitive biasing, temperature insensitive biasing, impact of device mismatch.	4
6.	Frequency Response of Amplifiers : Miller effect, CS amplifier, source follower, CG amplifier, cascade stage, differential amplifier, Multistage amplifier.	4
7.	Feedback : Feedback topologies, effect of load, modeling input and output ports in feedback circuits	3

8.	Noise: Statistical characteristics, types of noise, single stage amplifiers,	3
	differential pair, noise bandwidth, impact of feedback on noise.	
9.	Operational Amplifiers : Performance parameters, One-stage and two- stage Op Amps, gain boosting, comparison, common mode feedback, input range, slew rate, power supply rejection, noise in Op Amps	6
10.	Stability and Frequency Compensation : Multi pole systems, phase margin, frequency compensation	3
11.	High Performance CMOS Op-Amp: Buffered Op-amps, High speed/Frequency Op-amps, Differential output op-amps, low noise and low voltage op-amps	6
	Total	42

Sl.	Name of Books/Authors	Year of
No.		Publication
1.	Razavi, B., "Design of Analog CMOS Integrated Circuits", 1 st Ed., Mc	2001
	Graw Hill.	
2.	Gray, P.R., Hurst, P. J., Lewis, S.H., Meyer, R.G., "Analysis and Design	2001
	of Analog Integrated Circuits", 4 th Ed., John Wiley and Sons.	
3.	Baker, R. J., Li, H. W. and Boyce, D. E., "CMOS Circuit Design	1998
	,Layout and Simulation", Prentice-Hall of India.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code:	ECN-582	Course	e Title: Semic Devices	onducto s and A	or Microw pplication	vave 1s	
2. Contact Hours:		L: 3	3 T: 1		P: 0		
3. Examination Du	aration (Hrs.):	Theory 03	Practical	00			
4. Relative Weight	t: CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 0	4 6. Sem	ester Autu	√ ımn Spri	ng	Both		

- 7. Pre-requisite: Nil
- 8. Subject Area: PEC and DEC
- 9. Objective: To introduce to the students the principles of operation of various microwave and millimeter wave semiconductor devices and their circuit applications.
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Transient and ac behaviour of p-n junctions, effect of doping profile on the capacitance of p-n junctions, noise in p-n junctions, high-frequency equivalent circuit, varactor diode and its applications; Schottky effect, Schottky barrier diode and its applications; Heterojunctions.	8
2.	Tunneling process in p-n junction and MIS tunnel diodes, V-I characteristics and device performance, backward diode.	3
3.	Impact ionization, IMPATT and other related diodes, small- signal analysis of IMPATT diodes.	4
4.	Two-valley model of compound semiconductors, Vd-E characteristics, Gunn effect, modes of operation, small-signal analysis of Gunn diode, power frequency limit.	4
5.	Construction and operation of microwave PIN diodes, equivalent circuit, PIN diode switches, limiters and modulators.	3
6.	High frequency limitations of BJT, microwave bipolar transistors, heterojunction bipolar transistors; Operating characteristics of MISFETs and MESFETs, short-channel effects, high electron mobility transistor.	7
7.	Characteristics and design of microstrips, slotlines and coplanar waveguides.	3

8.	Design considerations for microwave and millimeter wave amplifiers and oscillators, circuit realization, noise performance.	7
9.	Introduction to MEMS for RF applications: micromachining techniques for fabrication of micro switches, capacitors and inductors.	3
	Total	42

Sl. No	Name of Books/Authors	Year of Publication
140.		Fublication
1.	Sarrafzadeh, M. and Wong, C.K., "An Introduction to VLSI Physical	1996
	Design", 4 th Ed., McGraw-Hill.	
2.	Wolf, W., "Modern VLSI Design System on Silicon", 2 nd Ed.,	2000
	pearson Education.	
3.	Sait, S.M. and Youssef, H "VLSI Physical Design Automation:	1999
	Theory and practice", World scientific.	
4.	Dreschler, R., "Evolutionary Algorithm for VLSI CAD", 3 rd Ed.,	2002
	springer	
5.	Sherwani, N.A., "Algorithm for VLSI Physical Design	1999
	Automation", 2 nd ED., Kluwer.	
6	Lim, S.K., "Practical problems in VLSI physical Design	2008
	Automation", Springer.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	CN-583	Course	e Title: Optoel	ectroni	ic Mater	ials and Devices
2. Contact Hours:		L: 3	3 T: 1		P: 0	
3. Examination Durat	ion (Hrs.): 7	Theory 03	Practical	00		
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE 00
5. Credits: 04	6. Seme	ster Autu	√ ımn Spriı	ng	Both	

- 7. Pre-requisite: Nil
- 8. Subject Area: PEC and DEC
- 9. Objective: To develop understanding of optical materials, working of optoelectronic devices and their applications.
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Optical processes in semiconductors, EHP formation and recombination, absorption and radiation in semiconductor, deep level transitions, Auger recombination, luminescence and time resolved photoluminescence, optical properties of photonic band-gap materials.	7
2.	Junction photodiode: PIN, heterojunction and avalanche photodiode; Comparisons of various photodetectors, measurement techniques for output pulse.	5
3.	Photovoltaic effect, V-I characteristics and spectral response of solar cells, heterojunction and cascaded solar cells, Schottky barrier and thin film solar cells, design of solar cell.	6
4.	Modulated barrier, MS and MSM photodiodes; Wavelength selective detection, coherent detection; Microcavity photodiode.	7
5.	Dynamic effects of MOS capacitor, basic structure and frequency response of charge coupled devices, buried channel charge coupled devices.	5
6.	Electroluminescent process, choice of light emitting diode (LED) material, device configuration and efficiency; LED: Principle of operation, LED structure, frequency response, defects, and reliability.	5

7.	Semiconductor laser diode, Einstein relations and population inversion, lasing condition and gain, junction lasers, hetrojunction laser, multi quantum well lasers, beam quantization and modulation.	7
	Total	42

	0
Name of Books/Authors	Year of
	Publication
Liao, S.Y., "Microwave Devices and Circuits", 4thEd., Pearson	2002
Education.	
Rebeiz, M.G., "R.F. MEMS: Theory, Design and Technology",	2003
2ndEd., Wiley-Interscience.	
Sze, S.M., and Ng, K.K., "Physics of Semiconductor Devices",	2006
3rdEd. Wiley-Interscience.	
Glover, I.A., Pennoek, S.R. and Shepherd P.R., "Microwave	2005
Devices, Circuits and Sub-Systems", 4th Ed., John Wiley & Sons.	
Golio, M., "RF and Microwave Semiconductor Devices	2002
Handbook", CRC Press.	
Zumbahlen, H.(ed.), "Linear Circuit Design Handbook",	2008
Elsevier.	
	Name of Books/AuthorsLiao, S.Y., "Microwave Devices and Circuits", 4thEd., Pearson Education.Rebeiz, M.G., "R.F. MEMS: Theory, Design and Technology", 2ndEd., Wiley-Interscience.Sze, S.M., and Ng, K.K., "Physics of Semiconductor Devices", 3rdEd. Wiley-Interscience.Glover, I.A., Pennoek, S.R. and Shepherd P.R., "Microwave Devices, Circuits and Sub-Systems", 4th Ed., John Wiley & Sons.Golio, M., "RF and Microwave Semiconductor Devices Handbook", CRC Press.Zumbahlen, H.(ed.), "Linear Circuit Design Handbook", Elsevier.

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	N–584	Course Title: Mixed Signal Circuit Design					
2. Contact Hours:		L: 3	T: 1		P: 0		
3. Examination Duration	on (Hrs.): The	ory 03	Practical	00			
4. Relative Weight:	CWS 20-35 P	PRS 00 N	ATE 20-35	ETE	40-50	PRE 0	0
5. Credits: 04	6. Semester	Autun	√ nn Sprin	ıg	Both		

7. Pre-requisite: Analog VLSI Circuit Design, Digital VLSI Circuit Design, MOS Device Physics

- 8. Subject Area: PEC and DEC
- 9. Objective: To acquaint students with CMOS mixed signal circuit design.
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Signals, Filters and Tools: Sinusoidal signal, Comb filters and	2
	representation of signals	
2.	Sampling and Aliasing: Impulse Sampling, Decimation, K-Path	3
	Sampling Sample-and-Hold, Track-and-Hold, Implementation of S/H,	
	Discrete Analog Integrator	
3.	Analog Filters: Integrator building blocks, MOSFET-C Integrator gm-	5
	C Integrators, Discrete time Integrators, Filtering topologies, Bilinear	
	and Biquadratic Transfer function	
4.	Digital Filters: SPICE Models for DACs and ADCs, Sinc Shaped digital	6
	filters, Bandpass and Highpass sinc Filters, Filtering topologies, FIR Filter,	
	Concept of stability and Overflow	
5.	Data Convertor SNR: Quantization noise, Signal-to-Noise Ration	6
	(SNR), Concept of Spectral Density, Clock Jitter reduction techniques,	
	Improving	
6.	Data Convertor Design: One bit ADC and DAC, Passive Noise	6
	shaping, Improving SNR and Linearity, Improving Linearity using Active	
	circuits,	
7.	Noise Shaping Data Converters: First Order Noise Shaping, Second	4
	order noise shaping, noise shaping topologies, Cascaded Modulators	
8.	Bandpass Data Converters: Continuos Time bandpass noise shaping,	4
	Active and Passive component bandpass modulators, switched capacitor	
	bandpass modulator, Digital I/Q Extraction to bandpass	

9.	High Speed Data Converters: Topologies, path settling time, implementation, generation of clock signals and comparators, Clocked comparators, ADC	6
	Total	42

Sl. No.	Name of Books/Authors	Year of Publication
1.	Baker Jacob R, "CMOS Mixed signal Circuit Design," Wiley IEEE	2009
	Press	
2.	Baker Jacob R., "CMOS circuit design layout and simulation" Wiley	2010
	IEEE	
3.	Razavi, B., "Design of Analog CMOS Integrated Circuits", 1 st Ed., Mc	2001
	Graw Hill.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	N–585	Course Tit	le: VLSI S	ystem]	Design		
2. Contact Hours:		L: 3	T: 1		P: 0		
3. Examination Durati	on (Hrs.): T	heory 03 F	Practical	00			
4. Relative Weight:	CWS 20-35	PRS 00 M	ГЕ 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semes	ter Autumr	√ n Sprii	ng	Both		

7. Pre-requisite: Digital Electronics, Non-Linear Circuits

- 8. Subject Area: PEC and DEC
- 9. Objective: To acquaint students with CMOS mixed signal circuit design.
- 10. Details of the Course:

Sl.	Contents	Contact
N0.		Hours
1.	Introduction to Placement and Routing: PNR and Routing,	4
	Placement Optimisation, Routing Algorithms and its application to simple design issues	
2.	Introduction to Static Timing Analysis : STA with ideal clocks, flip- flop behavior analysis using state diagrams, STA using clock jitters, Example Study for a real chip, Multiple Clock, data transition with respect to power analysis,	6
3.	Introduction to Clock Tree : Clock Tree synthesis- H-tree, Buffering, Synthesis timing, set-up analysis with multiple clock,	6
4.	Stack subsystem design, control timing, generation of control signals. Register to Register Transfer. Combinational Logic. The Programmable Logic Array. Basic concept, Circuit design, and stick diagram of example. Finite State Machines,	6
5.	Datapath Operators, Adder, Parity Generator, Comparator ALU, Multiplexer Multiplier, Shifter	6
6.	Design Abstraction, Design Description Language VHDL/VERILOG, Register Transfer Design, Data and Control Flow Representations, Scheduling and Allocation Algorithms, Data and Control Synthesis and Optimization	6

7.	Layout Generation: Partitioning, Floor Planning, Placement, Routing –Global, Channel and Switch box Routing, Power and Clock distribution, Pad Design	4
8.	Memory Units: Read-Only Memories – ROM Cells Read/Write Memory - SRAM and DRAM Cells, Address Decoder, Sense Amplifier, Programmable Logic Arrays, Application Specific IC Design issues	4
	Total	42

Sl. No.	Name of Books/Authors	Year of Publication
1.	Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic 'Digital Integrated Circuits: A Design Prespective. Second Edition, A Prentice- Hall Publication Hall, 2003	2003
2.	N.Weste and D.Harris, "CMOS VLSI Design: Circuits and Systems Perspective," Fourth edition, Addison Wesley, 2010	2010

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	2N-586	Course	Title: Device	-Circui	t Interactio	n	
2. Contact Hours:		L: .	3 T: 1		P: 0		
3. Examination Durati	ion (Hrs.):	Theory 03	Practical	00			
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Seme	ster Autu	√ umn Spri	ng	Both		

7. Pre-requisite: EC – 142, EC -104, EC - 201

8. Subject Area: PEC and DEC

9. Objective: To acquaint the students with microelectronics device and circuit interaction issues.

10. Details of the Course:

Sl.	Contents	Contact				
No.		Hours				
1.	Performance of Circuits using Short-Channel MOSFETs:	8				
	Circuit performance considering short channel and narrow width effects, mechanical stress.					
2.	Performance of Circuits using Nanoscale MOSFETs: Quantum	8				
	confinement of carriers, quasi-ballistic transport and band-to-band tunneling,					
	impact of carrier confinement and quasi-ballistic transport on circuit					
	performance.					
3.	FinFETs and GAA Transistors: I-V characteristics, device	12				
	capacitances, parasitic effects of extension regions, performance of simple					
	combinational gates and amplifiers, novel circuits using FinFETs and GAA					
4.	Steep Slope Devices: Tunnel FETs, I-MOS, resonant TFETs, ferroelectric	8				
	negative capacitance devices, circuits using steep slope devices.					
5.	Germanium and III-V Integration in MOSFETs: Mobility and	6				
	injection velocity enhancement, hetero-junction issues at source/drain-channel					
	interface, performance of circuits using compound semiconductor devices.					
	Total	42				

Sl. No.	Name of Books/ Authors	Year of Publicatio
1.	Yuan Taur and T. Ning, "Fundamentals of Modern VLSI Devices," Cambridge	1998
	University Press.	
2.	Mark Lundstrom and J. Guo, "Nanoscale Transistors: Device Physics,	2007
	Modeling and Simulation," Springer.	
3.	J. – P. Colinge, "FinFETs and Other Multi-Gate Transistors," Springer.	2009
4.	Selected papers from IEEE, Elsevier and IOP journals.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering



7. Pre-requisite: None

8. Subject Area: PCC and DEC

9. Objective: To instigate fundamental concepts of solid state physics and basic semiconductor devices.

10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Long Channel MOSFETs: History; Introduction – MOSFET as a barrier	5
	controlled device; MOSFET I-V characteristics; Drain current models,	
	MOSFET scaling; subthreshold characteristics; substrate bias and temperature	
	dependence, MOSFET electrostatics - energy band picture, 1D electrostatic	
	Poisson-Boltzmann equation, depletion approximation, onset of inversion, gate	
	voltage and surface potential, static and mobile charges.	
2.	Short Channel Effects: Charge sharing; channel length modulation; DIBL;	5
	GIDL; velocity saturation; MOSFET breakdown; concepts of high-K/metal	
	gate;	
3.	Advanced planar and 3D transistors: FDSOI, DG-ETSOI; FINFETs,	5
	nanowires.	
4.	Nanoscale transport: Bottom-up approach, Landauer's formalism, Ballistic	15
	and diffusive transport - modes, IV characteristics, conductance, voltage drop	
	and heat dissipation, ballistic MOSFET, ballistic injection velocity, Virtual	
	Source Model,	
5.	Current topics and open issues: Strained Si technology, NEGF,	
	Thermoelectric effects and thermoelectric devices, Quantum dot devices -	12
	quantum capacitance, IV characteristics, self-consistent method.	
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Selected Journal and Conference papers	
2.	Mark Lundstorm, "Fundamentals of Nanotransistors," World Scientific.	2016
3.	Tak H. Ning and Yuan Taur, "Fundamentals of Modern VLSI Devices" Pearson Education India Pvt. Ltd.	2015
4.	Donald A. Neamen, "Semiconductor Physics and Devices", McGraw Hill Higher Education	2002
5	S. M. Sze and Kwok K. Ng, "Physics of Semiconductor Devices," Wiley	2008

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code:	Subject Code: ECN–588 Course Title: Performance and Relia Circuits					liability of V	'LSI
 Contact Hours: Examination D 	uration (Hrs.):	L: 3 Theory 03	B T: 1 Practical	00	P: 0		
4. Relative Weigh	t: CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE (00
5. Credits: 0	4 6. Sem	ester Autu	√ ımn Spriı	ng	Both		

7. Pre-requisite: MOS Device Physics, Digital VLSI Circuit Design, Analog VLSI Circuit Design

8. Subject Area: PEC and DEC

9. Objective: To acquaint the students with state-of-the-art circuit performance and reliability models of VLSI circuits.

10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Nanoscale MOSFET Characteristics: Quasi-ballistic I-V characteristics,	5
	terminal capacitances of transistors considering quantum effects, parasitic resistances in nanoscale MOSFETs.	
2.	Delay and Timing Models: Classical delay models of logic gates, logic gate	12
	delay models for nano-regime CMOS technologies, timing parameters of	
	sequential circuit elements, access-time of CMOS memories, impact of	
	process/temperature/supply-voltage variations on timing parameters.	
3.	Power Consumption: Models for dynamic power, short circuit power	6
	and leakage power of CMOS circuits, full-chip power estimation	
	techniques, impact of process/temperature variations on power consumption.	
4.	Reliability of CMOS Circuits: Circuit performance considering NBTI/PBTI,	11
	oxide breakdown, random telegraph noise, radiation damage.	
5.	Analog Circuit Performance Parameters: Impact of parasitic effects,	8
	process/temperature variation, device reliability effects.	
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Yuan Taur and T. Ning, "Fundamentals of Modern VLSI Devices," Cambridge	1998
	University Press.	
2.	Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated	2003
	Circuits: A Design Perspective," Prentics Hall	
3.	Behzad Razavi, "Design of Analog CMOS Integrated Circuits", Tata	2002
	McGraw-Hill.	
4.	Selected papers from IEEE, Elsevier and IOP journals.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code	N-589	Course Title: Advanced VLSI Interconnects							
2. Contact Hour	rs:		L: .	3	T: 1		P: 0		
3. Examination	Durati	on (Hrs.):	Гheory 03	Practi	cal	00			
4. Relative Wei	ght:	CWS 20-35	PRS 00	MTE 20)-35	ETE	40-50	PRE	00
5. Credits:	04	6. Seme	ster Autu	ımn	√ Sprin	ıg	Both		

7. Pre-requisite: EC – 201, Digital VLSI Circuit Design

8. Subject Area: PEC and DEC

- 9. Objective: To provide in depth knowledge of interconnect modeling and performance analysis; introduction and analysis of futuristic material based interconnects such GNRs, CNTs and fiber optics.
- 10. Details of the Course:

Sl. No.	Contents	Contact Hours
1.	Preliminary concepts : Interconnects for VLSI applications, metallic interconnects, optical interconnects, superconducting interconnects, advantages of copper interconnects, challenges posed by copper interconnects, fabrication process, even and odd mode capacitances, miller theorem, transmission line equations, resistive interconnection as ladder network, propagation modes in microstrip interconnection, slow wave mode propagation, propagation delays.	8
2.	Parasitic extraction: Parasitic resistance, effect of surface/interface scattering and diffusion barrier on resistance, Capacitance: parallel-plate capacitance, fringing capacitance, coupling capacitance, methods of capacitance extraction, Inductance: self-inductance, mutual inductance, methods of inductance extraction, high frequency losses, frequency dependent parasitics, skin effect, dispersion effect.	8

	Total	42
5.	Carbon nanotube and Graphene nanoribbon VLSI interconnects: Quantum electrical properties: quantum conductance, quantum capacitance, kinetic inductance, Carbon nanotube (CNT) and Graphene nanoribbon (GNR) interconnects, electron scattering and lattice vibrations, electron mean free path, single-wall CNT and single layer GNR resistance model, multi-wall CNT and multi-layer GNR resistance model, transmission line interconnect models, performance comparison of CNTs, GNRs and copper interconnects.	9
4.	Future VLSI Interconnects : Optical interconnects, Superconducting interconnects, Nanotechnology interconnects, Silicon nanowires, Carbon nanotubes, Graphene nanoribbons: system issues and challenges, material processing issues and challenges, design issues and challenges.	9
3.	Modeling of interconnects and Crosstalk analysis : Elmore model, Transfer function model, even and odd mode model, Time domain analysis of multiconductor lines, Finite Difference Time Domain (FDTD) method, performance analysis using linear driver (Resistive) and nonlinear driver (CMOS), advanced interconnect techniques to avoid crosstalk.	8

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	High-Speed VLSI Interconnects, Ashok K. Goel	2007
2.	Advanced Nanoscale ULSI Interconnects: Fundamentals and Applications, Y.S. Diamand	2009
3.	Carbon nanotube and Graphene Device Physics, H.S Philip Wong and Deji Akinwande	2011

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	N-590	Course Title:	Organi	c Elect	tronics	
2. Contact Hours:		L: 3	T: 1		P: 0	
3. Examination Durati	on (Hrs.): Theo	ory 03 Pra	actical	00		
4. Relative Weight:	CWS 20-35 PH	RS 00 MTI	E 20-35	ETE	40-50	PRE 00
5. Credits: 04	6. Semester	Autumn	√ Spriı	ıg	Both	

7. Pre-requisite: Semiconductors; electronic materials properties, Microelectronics, VLSI circuit

8. Subject Area: PEC and DEC

- 9. Objective: Study, modeling and simulation of organic material based devices and circuits. Acquaint the students with the conducting polymers, small-molecules, organic materials, different structures of OFETs, OLEDs and various applications of organic thin film transistors.
- 10. Details of the Course:

SI. No.	Contents	Contact Hours
1100	Organic and Inorganic Materials & Charge Transport:	8
1.	Introduction; Organic Materials: Conducting Polymers and Small Molecules,	
	Organic Semiconductors: p-type, n-type, Ambipolar Semiconductors, Charge	
	Transport in Organic Semiconductors, Charge Transport Models, Energy Band	
	Diagram, Organic and inorganic materials for: Source, Drain and Gate electrodes	
	Device Physics and Structures: Organic Thin Film Transistors:	8
2.	Overview of Organic Field Effect Transistor (OFET); Operating Principle;	
	Classification of Various Structures of OFETs; Output and Transfer	
	Characteristics; OFETs Performance Parameters: Impact of Structural Parameters	
	on OFET; Extraction of Various Performance Parameters, Advantages,	
	Disadvantages and Limitations.	

3.	Organic Device Modeling and Fabrication Techniques:	8
	Modeling of OTFT Different Structures, Origin of Contact Resistance, Contact	
	Resistance Extraction, Analysis of OFET Electrical Characteristics,	
	Validation and Comparison of OFETs. Organic Devices and Circuits Fabrication	
	Techniques.	
4.	OLEDs and Organic Solar Cells	10
	Organic Light Emitting Diodes (OLEDs): Introduction; Different Organic	
	Materials for OLEDs; Classification of OLEDs, Output and Transfer	
	Characteristics; Various Optical, Electrical and Thermal properties, Advantages,	
	Disadvantages and Limitations.	
	Organic Solar Cells: Introduction, Materials, various properties,	
	Characteristics, Advantages, Disadvantages and Limitations and	
	Applications;	
5.	OTFT Applications	8
	Organic Inverters: Inverter Circuits based on Different Materials Combination	
	and Configurations; All-p-type, Organic Complementary Inverter Circuits,	
	Hybrid Complementary Inverters, Comparison between All P-Type, Fully	
	Organic and Hybrid Complementary Inverter Circuits; Logic Circuit	
	Implementation; Organic Memory: Organic Static Random Access Memory	
	(OSRAM) Organic DRAM, Shift registers and other Important Organic Memory	
	Designs. OTFT as Driver for organic Light Emitting Diodes (OLEDs). Addition	
	of More Applications based on Recent Technology Development.	
	Total	42

SL.	Name of Authors/Books/Publishers	Year of
No.		Publication/Reprint
	Text Books	
1.	Hagen Klauk, Organic Electronics: Materials, Manufacturing and Applications, Wiley-VCH Verlag Gmbh & Co. KGaA, Germany.	2006
2.	Klaus Mullen, Ullrich Scherf, Organic Light Emitting Devices: Synthesis, Properties and Applications, Wiley-VCH Verlag Gmbh & Co. KGaA, Germany.	2005
	Reference Books	
1.	Hagen Klauk, Organic Electronics II: More Materials and Applications, Wiley-VCH Verlag Gmbh & Co. KGaA, Weinheim, Germany, 2012	2012
2.	Flora Li, Arokia Nathan, Yiliang Wu, Beng S. Ong, Organic Thin Film Transistor Integration: A Hybrid Approach, Wiley-VCH, Germany; 1 st Ed.	2011
3.	Wolfgang Brutting, Physics of Organic Semiconductors, Wiley- VCH Verlag Gmbh & Co. KGaA, Germany.	2005
4.	Dresselhaus, M.S., Dresselhaus, G. and Avouris, P., Carbon Nanotubes: Synthesis, Structure, Properties and Applications. New York: Springer- Verlag,	2001

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	N-591	Course Tit	le: VLSI F	Physica	l Design		
2. Contact Hours:		L: 3	T: 1		P: 0		
3. Examination Duration	on (Hrs.): The	eory 03 F	'ractical	00			
4. Relative Weight:	CWS 20-35	PRS 00 M'	ГЕ 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semester	r Autumr	√ 1 Sprii	ıg	Both		

- 7. Pre-requisite: Digital VLSI Circuit Design
- 8. Subject Area: PEC and DEC
- 9. Objective: To develop understanding of state-of-the-art tools and algorithms, which address design tasks such as floor planning, module placement and signal routing for VLSI logic and physical level design
- 10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Introduction: Layout and design rules, materials for VLSI fabrication, basic algorithmic concepts for physical design, physical design processes	2
	and complexities.	
2.	Partition: Kernigham-Lin's algorithm, Fiduccia Mattheyes algorithm, Krishnamurty extension, hMETIS algorithm, multilevel partition techniques.	6
3.	Floor-Planning: Hierarchical design, wirelength estimation, slicing and non-slicing floor plan, polar graph representation, operator concept, Stockmeyer algorithm for floor planning, mixed integer linear program.	10
4.	Placement: Design types: ASICs, SoC, microprocessor RLM; Placement Techniques: Simulated annealing, partition-based, analytical, and Hall's quadratic; Timing and congestion considerations.	8
5.	Routing: Detailed, global and specialized routing, channel ordering, channel Routing problems and constraint graphs, routing algorithms, Yoshimura and Kuh's method, zone scanning and net merging, boundary terminal problem, minimum density spanning forest problem, topological routing, cluster graph representation.	12

6.	Sequential Logic Optimization and Cell Binding: State based optimization, state minimization, algorithms; Library binding and its algorithms, concurrent binding	4
	Total	42

SI.	Name of Books/ Authors	Year of
No.		Publication
1.	Sarrafzadeh, M. and Wong, C.K., "An Introduction to VLSI Physical Design", 4 th Ed., McGraw-Hill.	1996
2.	Wolf, W., "Modern VLSI Design System on Silicon", 2 nd Ed., Pearson	2000
	Education.	
3.	Sait, S.M. and Youssef, H., "VLSI Physical Design Automation: Theory	1999
	and Practice", World Scientific.	
4.	Dreschler, R., "Evolutionary Algorithms for VLSI CAD", 3 rd Ed., Springer	2002
5.	Sherwani, N.A., "Algorithm for VLSI Physical Design Automation", 2 nd	1999
	Ed., Kluwer.	
6.	Lim, S.K., "Practical Problems in VLSI Physical Design Automation",	2008
	Springer.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code:	ECN-592	Course '	Title: Compo and RF	und Se ' Device	micondu es	ctors
 2. Contact Hours: 3. Examination Du 	uration (Hrs.):	L: 3 Theory 03	T: 1 Practical	00	P: 0	
4. Relative Weight	t: CWS 20-35	PRS 00	MTE 20-35	ЕТЕ	40-50	PRE 00
5. Credits: 0	4 6. Sem	ester Autu	√ mn Spriı	ıg	Both	

- 7. Pre-requisite: Nil
- 8. Subject Area: PEC and DEC
- 9. Objective: To provide knowledge of various compound semiconductor alloys, and their growth, properties, devices and applications.
- 10. Details of the Course:

Sl.	Contents	Contact
No. 1.	III-V opto- and high frequency materials : Bonds, crytstal lattices, crystallographic planes and directions, direct and indirect semiconductors and their comparison for optical applications, optical processes of absorption and emission, radiative and non-radiative deep level transitions, phase and energy band diagrams of binary, ternary and quaternary alloys, determination of cross-over compositions and band structures.	Hours 10
2.	High frequency devices : Gunn diode, RWH mechanism, v-E characteristic, formation of domains, modes of operation in resonant circuits, fabrication, control of v-E characteristics by ternary and quaternary alloys.	8
3.	Heterostructures: Introduction, abrupt isotype/anisotype junctions, band diagrams and band off-sets, electrical and optoelectronic properties, symmetrical and asymmetrical p-n diodes and their characteristics, 2-Dimensional Electron Gas (2- DEG).	8
4.	Heterostructure devices : HBT, MOSFET, HEMT, quantum well and tunneling structures, lasers, LED and photodetectors, optoelectronic IC's and strained layer structures.	8
5.	Miscellaneous devices : Compound semiconductor MESFETs, infrared and window effect in photovoltaic converters, strain sensors and their sensitivities, QWITT and DOVETT devices.	8
	Total	42

SI.	Name of Authors / Books / Publishers	Year of
No.		Publication
		/Reprint
1.	Arora, N., "MOSFET Models for VLSI Circuit Simulation:	1993
	Theory and Practice", 4th Ed., Springer-Verlag.	
2.	Tsividis, Y., "Operation and Modeling of the MOS Transistor",	2003
	2nd Ed., Oxford University Press.	
3.	Sze, S. M., and Ng, K. K., "Physics of Semiconductor Devices",	2006
	3rd Ed., Wiley-Interscience.	
4.	Liu, W., "MOSFET Models for Spice Simulation (including	2001
	BSIM3V3 and BSIM4)", Wiley-IEEE Press	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN	N-593	Course	Title: CAD fo	or VLS	I		
2. Contact Hours:		L: 3	5 T: 1		P: 0		
3. Examination Duratio	on (Hrs.): T	heory 03	Practical	00			
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semes	ter Autu	√ ımn Spriı	ng	Both		

- 7. Pre-requisite: Digital VLSI Circuit Design, EC 201
- 8. Subject Area: PEC and DEC
- 9. Objective: To provide knowledge on the front end design aspects of VLSI chip manufacturing cycle.
- 10. Details of the Course:

Sl. No.	Contents	Contact Hours
1.	Introduction : Evolution of design automation; CMOS realizations of basic gates.	3
2.	Circuit and system representation : Behavioral, structural and physical models, design flow.	4
3.	Modeling techniques : Types of CAD tools, introduction to logic simulation	4
4.	HDL : Syntax, hierarchical modeling, Verilog/VHDL construct, simulator directives, instantiating modules, gate level modeling.	6
5.	Delay modeling : Event based and level sensitive timing control, memory initialization, conditional compilation, time scales for simulation.	5
6.	Advanced modeling techniques: Static timing analysis, delay, switch level modeling, user defined primitive (UDP), memory modeling.	5
7.	Logic synthesis : Logic synthesis of HDL construct, technology cell library, design constraints, synthesis of Verilog/VHDL construct.	6
8.	Model optimization: Various optimization techniques, design size.	4
9.	FPGAs based system design : Commercial FPGA architecture, LUT and routing architecture, FPGA CAD flow; Typical case studies.	5
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Weste, N. and Eshraghian, K., "Principles of CMOS VLSI Design -A	2006
	Systems Perspective", 2 nd Ed., Addison Wesley.	
2.	Palnitkar, S., "Verilog HDL", 2 nd Ed., Pearson Education.	2004
3.	Wolf, W., "Modern VLSI Design: System on Chip", 2 nd Ed., Prentice Hall	2002
	of India.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	N-594	Course	Title: VLSI I	Digital S	Signal Pr	ocessing	
2. Contact Hours:		L: 3	3 T: 1		P: 0		
3. Examination Duration	on (Hrs.): T	heory 03	Practical	00			
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semes	ter Autu	√ ımn Spriı	ng	Both		

- 7. Pre-requisite: Digital VLSI Circuit Design
- 8. Subject Area: PEC and DEC
- 9. Objective: To provide knowledge on transformations for high speed VLSI digital signal processing using pipelining, retiming, and parallel processing techniques.

10. Details of the Course:

Sl.	Contents	Contact
No.		Hours
1.	Introduction to DSP Systems: Typical DSP programs, Area-speed-	2
	power tradeoffs, Representation methods of DSP systems	
2.	Iteration Bound: Iteration, Iteration period, Iteration bound, Algorithms	4
	to compute iteration bound – Longest path matrix, Minimum cycle matrix	
3.	Pipelining and Parallel Processing: Introduction to pipelining and	5
	parallel processing, Pipelining of FIR digital filters, Parallel processing,	
	Pipelining and parallel processing for low power	
4.	Retiming: Retiming formulation, Retiming for clock period minimization, K-	4
	slow transformation, Retiming 2-slow graph	
5.	Unfolding: Algorithm for unfolding, Properties of unfolding, Application of	6
	unfolding, Sample period reduction, Word and bit-level parallel processing	
6.	Folding: Folding technique, Folding transformation, Retiming for folding	4
7.	Fast Convolution: Introduction, Cook-Toom algorithm and modified Cook-	6
	Toom algorithm, Winograd algorithm and modified Winograd algorithm,	
	Iterated convolution, Cyclic convolution, Design of Fast convolution algorithm	
	by inspection.	
8.	Algorithmic Strength Reduction in Filters and Transforms:	6
	Introduction, Parallel FIR filters, Two-parallel and three-parallel low-	
	complexity FIR filters, 3-parallel fast FIR filter, Parallel filter algorithms	

	from linear convolutions, Discrete Cosine Transform and Inverse DCT.	
9.	Pipelined and Parallel Recursive and Adaptive Filters: Introduction,	5
	Pipeling in 1 st order IIR digital filters, Pipelining in higher order IIR digital filters, Parallel processing for IIR filters, Combined pipelining and parallel processing for IIR filters.	
	Total	42

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	Parhi, Keshab K., "VLSI Digital Signal Processing Systems: Design and	1999
	Implementation", John Willey & Sons.	
2.	John G. Proakis, Dimitris Manolakis: Digital Signal Processing: Principles,	2006
	Algorithms and Applications, 4th ed, Pearson.	
3.	Sen M. Kuo, Woon-Seng Gan: Digital Signal Processors: Architectures,	2005
	Implementations, and Applications, Prentice Hall.	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: EC	CN-595	Course	Title: VLSI	Festing	& Testab	oility	
2. Contact Hours:		L: 3	3 T: 1	l	P: 0		
3. Examination Durat	tion (Hrs.): T	Theory 03	Practical	00			
4. Relative Weight:	CWS 20-35	PRS 00	MTE 20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semes	ster Autu	√ ımn Spri	ng	Both		

7. Pre-requisite: Introduction to analog and digital circuits and design, Physical VLSI Design

- 8. Subject Area: **PEC and DEC**
- 9. Objective: Upon completion of this course, students will be able to understand the VLSI chip testing mechanism, systems using existing test methodologies, equipments, and tools.
- 10. Details of the Course:

Sl. No.	Contents	Contact Hours
1.	Motivation for testing, Design for testability, the problems of digital and analog testing, Design for test, Software testing. Faults in Digital Circuits : Controllability, and Observability, Fault models - stuck-at faults, Bridging faults, intermittent faults.	05
2.	Digital Test Pattern Generation : Test pattern generation for combinational logic circuits, Manual test pattern generation, Automatic test pattern generation - Roth's D- algorithm, Developments following Roth's D algorithm, Pseudorandom test pattern generation, Test pattern generation for sequential circuits, Exhaustive, non-exhaustive and pseudorandom 70 test pattern Generation, Delay fault testing.	07
3.	Signatures and Self Test: Input compression output compression arithmetic, Reed- Muller and spectral coefficients, Arithmetic and Reed-Muller coefficients, Spectral coefficients, Coefficient test signatures, Signature analysis and online self test. Testability Techniques: Partitioning and ad-hoc methods and scan-path testing, Boundary scan and IEEE standard 1149.1, Offline built in Self Test (BIST), Hardware description languages and test.	10
4.	Testing of Analog and Digital circuits : Testing techniques for Filters, A/D Converters, Programmable logic devices and DSP, Test generation algorithms for combinational logic circuits – fault table, Boolean difference, Path sensitilization, D- algorithm, Podem, Fault simulation techniques – serial single fault propagation,	12

	Testing-IDDQ Fault Modeling and Testing-Application Specific Memory Testing.	12
	Design For Testability And Fault Tolerance RAM Fault Modeling, Electrical Testing, Peusdo Random Testing-Megabit DRAM Testing-Nonvolatile Memory Modeling and	
5.	Memory Design and Testing: Memory Fault Modeling, testing, And Memory	08
	Design for testability – adhoc and structured methods, Scan design, Partial scan, Boundary scan, Pseudo-random techniques for test vector generation and response compression, Built–in-Self test, PLA test and DFT.	

Sl.	Name of Books/ Authors	Year of
No.		Publication
1.	M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers.	2000
2.	A.K Sharma, Semiconductor Memories Technology, Testing and Reliability, IEEE	

NAME OF DEPT. /CENTRE: Electronics and Communication Engineering

1. Subject Code: ECN	I–596 C	Course Title:	MEMS	& NEI	MS		
2. Contact Hours:		L: 3	T: 1		P: 0		
3. Examination Duratio	n (Hrs.): Theor	y 03 Pra	ctical	00			
4. Relative Weight:	CWS 20-35 PRS	S 00 MTE	20-35	ETE	40-50	PRE	00
5. Credits: 04	6. Semester	Autumn	√ Spriı	ng	Both		

7. Pre-requisite: VLSI Technology

8. Subject Area: PEC and DEC

9. Objective: The course will provide understanding of underlying principles of MEMS and NEMS devices, and will provide insight to design related technologies.

10. Details of the Course:

Sl. No.	Contents	Contact Hours
1.	Introduction to Micro-fabrication :Cleaning, Oxidation, Diffusion, Mask making, Lithography, Etching, Ion Implantation, CVD, PVD, Metallization: Surface micromachining and Bulk Micromachining DRIE	8
	LIGA, Fabrication of high aspect ratio deformable structures	0
2.	Elasticity in Materials : Stress, strain calculations, Normal and Shear strains and constitutive relations, Plane stress, biaxial stress, residual stress, energy relations, Load-deflection calculations in beams, cantilevers (rectangular cross section), Elastic deformation in square plate, Resonant frequency calculations: Rayleigh-Ritz method	14
3.	MEMS Capacitive Switch : Lumped model, pull-in voltage, Electromechanical deflection modeling, pull-in instability, switching time and pull-in voltage scaling, Physical effects in nanoscale gap-size, squeeze-film damping, perforated MEMS Capacitive switch, Comb actuators, Accelerometer, Pressure sensor, Energy approach: Lagrangian Mechanics applicable to MEMS capacitive switches, Reliability in RF-capacitive switch	12
	MEMS Sensors: Thermal sensor, Interaction of Thermal-Electrical Fields,	
4.	Numerical design of thermal sensors, Bio-MEMS design problems	4
э.	Optical MEMIS:2-D, 5-D switches, design examples	4
	Total	42

Sl.	Name of Books/ Authors	Year of
110.		Publication
1.	Rebeiz, G.M., RF MEMS: Theory Design and Technology, Wiley	1999
2.	Stephen D. Senturia, Microsystem Design, Kluwer Academic	2001
3.	Madou, M., Fundamentals of Microfabrication, CRC Press	1997
4.	Sandana A., Engineering biosensors: kinetics and design applications, Academic Press	2002
	Academic 11055	
5.	Related research papers	

Appendix-A

INDIAN INSTITUTE OF TECHNOLOGY ROORKEE

NAME OF DEPARTMENT/CENTRE: Department of Electronics and Communication Engineering

- 1. Subject Code: ECN-524 Course Title: Power Electronic Devices, Circuits and systems
- **2. Contact Hours:** L: 3 T: 1 P: 0
- **3. Examination Duration (Hrs.):** Theory: 3 Practical: 0
- **4. Relative Weightage: CWS:** 20-35 **PRS:** 0 **MTE:** 20-30 **ETE:** 40-50 **PRE:** 0
- 5. Credits: 46. Semester: Spring7. Subject Area: PEC
- 8. Pre-requisite: A knowledge of fundamentals of semiconductor device physics
- **9. Objective:** To introduce concepts of power electronic semiconductor devices, power conversion circuits and systems.

10. Details of the Course

S.No.	Contents	Contact
		hours
1.	Introduction: Evolution of Power Semiconductor Devices; Continuous and	3
	Switch Mode Operations; Control Switches; Power Losses; Resistive	
	Inductive and Capacitive Load.	
2.	Carrier Transport and Breakdown: Review of Semiconductor Transport	7
	Mechanisms: Drift, Diffusion and Recombination Mechanisms in Power	
	Electronics; Avalanche Breakdown: Impact Ionization Integral and	
	Multiplication Coefficients; Edge-Termination Techniques.	
3.	Power Semiconductor Devices: P-N Junction Diode; Fast Recovery Diode;	10
	Schottky Diodes; Silicon Controlled Rectifier (SCR); Triode; Bipolar	
	Junction Transistors (BJTs); MOSFETs; Insulated Gate Bipolar Transistors	
	(IGBTs); Baliga Figure of Merit (BFOM); Freewheeling and Flyback Diodes.	
4.	Passive Components: Theory of Inductors and Capacitors, Active and	4
	Passive Filters, Design of Inductors in Power Electronics.	
5.	Power circuits: Single-phase and Three-phase Rectifiers, AC-AC	10
	Converters, Isolated and Non-isolated DC-DC converters, Inverters, Half-	
	Bridge Converter, Other Power Circuits From Recent Literature, Simulation	
	of Selected Circuits in MATLAB or SPICE.	
6.	Control Circuitry for Power Electronics: Gate Drive Circuits, Snubber	8
	Circuit, Pulse-Width Modulation, Basics of PID Controller, Sensing	
	Circuitry, Integrated Power Electronic Systems, Hybrid Integration.	
	Total	42

S.No.	Name of Authors/Book/Publisher	Year of
		Publication / Reprint
1.	B. Jayant Baliga, "Fundamentals of Power Semiconductor	2019
	Devices (second edition)," Springer.	
2.	J. Lutz, H. Schlangenotto, U. Scheuermann and R. D. Doncker	2018
	"Semiconductor Power Devices Physics, Characteristics,	
	Reliability (second edition)," Springer.	

3.	Daniel W. Hart, "Power Electronics," McGraw Hill	2011
	Companies Inc.	
4.	Issa Batarseh and Ahmad Harb, "Power Electronics Circuit	2018
	Analysis and Design," Springer	
5.	Frede Blaabjerg, "Control of Power Electronic Converters and	2018
	Systems," Academic Press, Elsevier Inc.	
6.	Stefanos Manias, "Power Electronics and Motor Drive	2016
	Systems," Academic Press, Elsevier Inc.	
7.	Liuping Wang, Shan Chai, Dae Yoo, Lu Gan and Ki Ng, "PID	2014
	and Predictive Control of Electrical Drives and Power	
	Converters using Matlab/Simulink," John Wiley & Sons	
	Singapore Pte. Ltd	
8.	Hebertt Sira-Ramirez and Ramón Silva-Ortigoza, "Control	2006
	Design Techniques in Power Electronics Devices," Springer	

NAME OF DEPARTMENT/CENTRE: Department of Electronics and Communication Engineering

1.	Subject Code: ECN-526Course T		Course Title:	le: Statistical Machine Learning for Variation-		
			Awa	re Electronic Devi	ce and Circuit S	Simulation
2.	Contact Hours:	L: 3	T: 1	P: 0	1	
3.	Examination Duration	n (Hrs.):	Theory: 3	Practical: 0		
4.	Relative Weightage:	CWS: 20-3	5 PRS: 0	MTE: 20-30	ETE: 40-50	PRE: 0
5.	Credits: 4	6. Sen	nester: Spring	7. Subj	ect Area: PEC	

- 8. Pre-requisite: Knowledge of basic concepts in probability and statistics
- **9. Objective:** To familiarize students with the fundamental concepts, techniques and algorithms needed to perform stochastic simulation and uncertainty quantification of electronic devices, circuits and systems.

10. Details of the Course

S.No.	Contents	
		hours
1.	Introduction: Introduction to stochastic modeling of general systems, key	2
	differences between stochastic simulation and classical deterministic	
	simulation. The need for uncertainty quantification in general device, circuit,	
	and system simulation.	
2.	Introduction to Random Variables: Discrete and continuous random	3
	variables: distribution and density functions, conditional distributions and	
	expectations, functions of random variables, statistical moments, sequence of	
	random variables, central limit theorem, Gaussian and non-Gaussian	
	correlation among random variables	
3.	Random Sampling Techniques: Utilization of random sampling techniques	5
	for statistical analysis such as Monte Carlo, quasi-Monte Carlo, Latin	
	nypercube sampling, analysis of computational complexity and convergence	
4	rate of different random sampling techniques	
4.	Statistical Machine Learning - Generalized Polynomial Chaos (PC)	0
	I neory : Basic foundation of polynomial chaos, generalization of polynomial	
	chaos for different known distributions, Wiener-Askey scheme of	
	polynomials, generation of orthonormal basis functions using three-term	
	recurrence series and Gram-Schmidt algorithm, training of polynomial chaos	
	metamodels using quadrature techniques and least-squares linear regression.	
	Deployment of PC theory for calculating statistical moments and density	
	functions in linear and nonlinear VLSI as well as RF/microwave devices,	
	circuits, and systems via test cases and illustrative examples.	
5.	Correlations in PC Theory: Considering uncorrelated, Gaussian correlated,	5
	and non-Gaussian (mixed Gaussian model) correlated parametric variations.	- 10
6.	Advanced PC theory: Complexity analysis of PC theory and techniques:	13
	limitations of curse of dimensionality in PC theory, emphasis on sensitivity	
	analysis-based dimension reduction, active subspaces, sliced inverse	

	regression, compressed sensing, partial least-squares algorithm, and multi-fidelity methods.	
7.	Inverse Problems: Bayes rule, Bayesian formulation of inverse problems, prior and posterior distributions, calculation of maximum likelihood function using PC theory. Applications into inverse uncertainty quantification in linear/nonlinear devices, circuits and systems	8
	Total	42

S No	Name of Authors/Book/Publisher	Vear of
D •110•	Name of Authors/Dook/Tublisher	Dublication / Donmint
		Fublication / Kepfint
1.	D. Xiu, "Numerical Methods for Stochastic Computations: A	2010
	Spectral Method Approach," New Jersey: Princeton	
	University Press	
2.	D. Dubois and H. Prade, "Possibility Theory: An Approach to	1988
	Computerized Processing of Uncertainty," vol. 2, New York,	
	NY: Plenum Press	
3.	K. C. Gupta and Q. J. Zhang, "Neural Networks for RF and	2000
	Microwave Design," Arctech House	
4.	A. Papoulis and S. Pillai, "Probability, Random Variables and	2017
	Stochastic 2017 Processes", 4th Edn., Mc Graw Hill.	
5.	R. Shen, S. XD. Tan, and H. Yu, Statistical Performance	2012
	Analysis and Modeling of Nanometer VLSI. New York, NY:	
	Springer	

NAME OF DEPARTMENT/CENTRE: Department of Electronics and Communication Engineering

1.	Subject Code: ECN-5	25 Course Title: Hardware Architecture for Deep-Learning			ning	
2.	Contact Hours:	L: 3	T: 1	P: ()	
3.	Examination Duratio	n (Hrs.): Tl	neory: 3	Practical: 0		
4.	Relative Weightage:	CWS: 20-35	PRS: 0	MTE: 20-30	ETE: 40-50	PRE: 0
5.	Credits: 4	6. Semest	ter: Both	7. Subject Area: PEC		

8. Pre-requisite: None

9. Objective: To learn the design of hardware architectures and accelerators for deeplearning/artificial-intelligence. This course is at the intersection of deep-learning and computerarchitecture/embedded-system/VLSI.

10. Details of the Course

S.No.	Contents	
	· ·	hours
1.	Background topics: Approximate computing and storage, Roofline Model,	
	Cache tiling (blocking), GPU architecture, CUDA programming,	
	understanding GPU memory hierarchy, FPGA architecture, Matrix	
	multiplication using systolic array	
2.	Convolutional strategies: Direct, FFT-based, Winograd-based and Matrix-	
	multiplication based.	
3.	Deep Learning on various hardware platforms: Deep learning on FPGAs	15
	and case study of Microsoft's Brainwave, Deep learning on Embedded	
	System (especially NVIDIA's Jetson Platform), Deep learning on Edge	
	Devices (smartphones), Deep learning on an ASIC (especially Google's	
	Tensor Processing Unit.), Deep-learning on CPUs and manycore processor	
	(e.g., Xeon Phi), Memristor-based processing-in-memory accelerators for	
	deep-learning.	
4.	Model-size aware Pruning of DNNs, Hardware architecture-aware pruning	6
	of DNNs, Understanding soft-errors, Understanding reliability of deen	
	learning algorithms and accelerators	
5.	Comparison of memory technologies (SRAM, DRAM, eDRAM, STT-RAM,	4
	PCM, Flash) and their suitability for designing memory-elements in DNN	
	accelerator, Neural branch predictors and their applications	
6.	Hardware/system-challenges in autonomous driving. Distributed training of	6
	DNNs and addressing memory challenges in DNN training	
	Total	42

S.No.	Name of Authors/Book/Publisher	Year of	
		Publication / Reprint	
1.	Computer Architecture: A quantitative approach (Sixth Edition), Hennessy, J. L., & Patterson, D. A., Elsevier <u>https://www.google.co.in/books/edition/Computer_Architectu</u> re/cM8mDwAAQBAJ	2017	

2.	Deep Learning for Computer Architects Brandon Reagen, Robert Adolf, Paul Whatmough, Gu-Yeon Wei, and David Brooks Synthesis Lectures on Computer Architecture, August 2017, Vol. 12, No. 4, Pages 1-123 (https://doi.org/10.2200/S00783ED1V01Y201706CAC041)	2017
3.	General-Purpose Graphics Processor Architectures Tor M. Aamodt, Wilson Wai Lun Fung, and Timothy G. Rogers, Synthesis Lectures on Computer Architecture, May 2018, Vol. 13, No. 2, Pages 1-140 (https://doi.org/10.2200/S00848ED1V01Y201804CAC044)	2018
4.	Goodfellow, I., Bengio, Y., Courville, A., & Bengio, Y. (2016). Deep learning (Vol. 1, No. 2). Cambridge: MIT press.	2016
5.	Selected research papers	

NAME OF DEPARTMENT/CENTRE: Department of Electronics and Communication Engineering

- 1. Subject Code: ECN-634 Course Title: Low Voltage CMOS Circuit Operation
- **2. Contact Hours:** L: 3 T: 1 P: 0
- **3. Examination Duration (Hrs.):** Theory: 3 Practical: 0
- **4. Relative Weightage: CWS:** 20-35 **PRS:** 0 **MTE:** 20-30 **ETE:** 40-50 **PRE:** 0
- 5. Credits: 46. Semester: Both7. Subject Area: PEC
- 8. **Pre-requisite:** Knowledge of digital and analog VLSI circuit design/analysis, MOS device physics.
- **9. Objective:** To understand essential aspects of low voltage operation of MOSFETs and CMOS circuits comprehensively and to learn to design such circuits.

10. Details of the Course

S.No.	Contents	Contact
		hours
1.	Metrics for evaluating application performance, evaluating, and summarizing performance, energy management approaches (e.g., DVFS).	1
2.	MOSFET operation in weak inversion: Inversion/depletion charge, I-V characteristics, C-V characteristics and device capacitances, short channel effects. 1/f/white/flicker noise.	10
3.	Near-threshold digital CMOS circuits: Transistor sizing in combinational and sequential circuits, warning flip-flops, CMOS memory design and noise margins, dynamic circuits, resilient circuits, PVT variations	8
4.	Low voltage analog circuits: Building blocks of OPAMP, OPAMP design, voltage/current references, switched capacitor circuits. Coping with PVT variations. Noise in circuits.	8
5.	Low voltage mixed-signal circuits: Building blocks for PLLs, PLLs, building blocks for ADCs, ADCs, filters.	9
6.	FinFETs: I-V/C-V in weak inversion, device capacitances, noise, digital, analog circuits.	6
Total		

S.No.	Name of Authors/Book/Publisher	Year of
		Publication / Reprint
1.	Sub-Threshold Design for Ultra Low-Power Systems, A. Wang, B. H.	2006
	Calhoun, and A. P. Chandrakashan, Springer	
2.	Low voltage CMOS VLSI Circuits, by J. B. Kuo and J.H Lou, Wiley	1999
3.	Charge-based MOS transistor Modelling The EKV Model for Low-	2006
	Power and RF IC Design By C.C. Enz and E.A. Vittoz, Wiley	
4.	Design of Low-Voltage CMOS switched-Opamp switched-capacitor	2003
	Systems by V.S.L. Cheung and H.C. Luong, Kluwer Academic	
	Publishers	
5.	Low Voltage CMOS Operational Amplifiers (Theory, Design, and	1995
	Implementation) by S. Sakurai and M. Ismail, Springer	
6.	Digital Integrated Circuits, A Design Prospective by J.M. Rabaey,	2002
	Prentice Hall	
7.	Circuit Techniques for Low-voltage and high-speed A/D converters	2002
	by M.E. Waltari and K.A.I. Halonen, Kluwer Academic Publishers	
8.	CMOS Mixed Signal Circuit Design by R.J. Baker, Wiley	2003
9.	Analog Integrated Circuit Design by Tony Chan Carusone, David A.	2011
	Johns and Kenneth W. Martin, Wiley	